[{"title":"( 2 个子文件 4KB ) 基于FPGA平台Verilog语言实现ARINC429接收发送通讯源码","children":[{"title":"429RX.txt <span style='color:#111;'> 9.97KB </span>","children":null,"spread":false},{"title":"429TX.txt <span style='color:#111;'> 6.40KB </span>","children":null,"spread":false}],"spread":true}]