MCU模拟JTAG烧写CPLD固件的文档资料.7z

[{"title":"（ 21 个子文件 1.58MB ） MCU模拟JTAG烧写CPLD固件的文档资料.7z","children":[{"title":"方案一","children":[{"title":"jesd71_stapl.pdf <span style='color:#111;'> 403.92KB </span>","children":null,"spread":false},{"title":"AN 586 Porting the Jam STAPL and Jam.pdf <span style='color:#111;'> 177.23KB </span>","children":null,"spread":false},{"title":"STM32的CPLD离线烧写系统设计.pdf <span style='color:#111;'> 220.67KB </span>","children":null,"spread":false}],"spread":true},{"title":"方案二","children":[{"title":"D30_Pro_CPLD.svf <span style='color:#111;'> 265.06KB </span>","children":null,"spread":false},{"title":"JBC波形数据(与SVF数据一致).kvdat <span style='color:#111;'> 2.18MB </span>","children":null,"spread":false},{"title":"ARM JTAG 调试原理.pdf <span style='color:#111;'> 570.90KB </span>","children":null,"spread":false},{"title":"10974484_SIMJTAGMCU模拟JTAG口在线编程CPLD_v1","children":[{"title":"jtag","children":[{"title":"JTAG.DSK <span style='color:#111;'> 3.54KB </span>","children":null,"spread":false},{"title":"jtag.h <span style='color:#111;'> 926B </span>","children":null,"spread":false},{"title":"JTAG.OBJ <span style='color:#111;'> 14.89KB </span>","children":null,"spread":false},{"title":"WAVE.LIN <span style='color:#111;'> 60B </span>","children":null,"spread":false},{"title":"JTAG.LST <span style='color:#111;'> 38.19KB </span>","children":null,"spread":false},{"title":"JTAG.M51 <span style='color:#111;'> 35.47KB </span>","children":null,"spread":false},{"title":"JTAG <span style='color:#111;'> 8.50KB </span>","children":null,"spread":false},{"title":"define.h <span style='color:#111;'> 2.95KB </span>","children":null,"spread":false},{"title":"JTAG.BIN <span style='color:#111;'> 2.13KB </span>","children":null,"spread":false},{"title":"jtag.c <span style='color:#111;'> 15.89KB </span>","children":null,"spread":false},{"title":"JTAG.HEX <span style='color:#111;'> 5.13KB </span>","children":null,"spread":false},{"title":"TEMP.LST <span style='color:#111;'> 139B </span>","children":null,"spread":false},{"title":"jtag.PRJ <span style='color:#111;'> 3.09KB </span>","children":null,"spread":false}],"spread":false},{"title":"CPU+FLASH+MAX II CPLD远程配置Cyclone FPGA实现方案及代码_王晓斌.pdf <span style='color:#111;'> 144.70KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]