CNN-FPGA:使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用-源码

[{"title":"（ 12 个子文件 11KB ） CNN-FPGA:使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用-源码","children":[{"title":"CNN-FPGA-master","children":[{"title":"LICENSE <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"Relu_activation.v <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"FullConnect.v <span style='color:#111;'> 2.22KB </span>","children":null,"spread":false},{"title":"Relu.v <span style='color:#111;'> 713B </span>","children":null,"spread":false},{"title":"ConvKernel.v <span style='color:#111;'> 1.51KB </span>","children":null,"spread":false},{"title":"Avg_pool.v <span style='color:#111;'> 3.03KB </span>","children":null,"spread":false},{"title":"Max.v <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"Conv2d.v <span style='color:#111;'> 6.91KB </span>","children":null,"spread":false},{"title":"Max_pool.v <span style='color:#111;'> 3.05KB </span>","children":null,"spread":false},{"title":"Avg.v <span style='color:#111;'> 1.09KB </span>","children":null,"spread":false},{"title":"Mult.v <span style='color:#111;'> 700B </span>","children":null,"spread":false}],"spread":true},{"title":"README.md <span style='color:#111;'> 11.03KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]