32位快速加法器源代码（Verilog）

[{"title":"（ 5 个子文件 4KB ） 32位快速加法器源代码（Verilog）","children":[{"title":"顶层","children":[{"title":"adder_top.v <span style='color:#111;'> 2.95KB </span>","children":null,"spread":false}],"spread":true},{"title":"testbench","children":[{"title":"adder_test.v <span style='color:#111;'> 1.21KB </span>","children":null,"spread":false}],"spread":true},{"title":"三个底层模块","children":[{"title":"adder_cell.v <span style='color:#111;'> 867B </span>","children":null,"spread":false},{"title":"adder_logic.v <span style='color:#111;'> 650B </span>","children":null,"spread":false},{"title":"adder_inc.v <span style='color:#111;'> 801B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]