[{"title":"( 7 个子文件 7.74MB ) Astar算法用于IC layout routing","children":[{"title":"Astar.py <span style='color:#111;'> 6.50KB </span>","children":null,"spread":false},{"title":"条状图最佳尤拉路径选择分析.pdf <span style='color:#111;'> 672.09KB </span>","children":null,"spread":false},{"title":"一个新的MOS模拟单元电路版图的STACK生成方法.pdf <span style='color:#111;'> 212.23KB </span>","children":null,"spread":false},{"title":"集成电路版图欧拉路径的快速判寻方法.pdf <span style='color:#111;'> 423.44KB </span>","children":null,"spread":false},{"title":"模拟集成电路二维Stack生成及模块合并算法.pdf <span style='color:#111;'> 340.93KB </span>","children":null,"spread":false},{"title":"路径规划之Astar算法.png <span style='color:#111;'> 3.41MB </span>","children":null,"spread":false},{"title":"Introduction to the A_ Algorithm.png <span style='color:#111;'> 3.65MB </span>","children":null,"spread":false}],"spread":true}]