FPGA开发板Verilog例程（基础+进阶）

[{"title":"（ 2393 个子文件 16.62MB ） FPGA开发板Verilog例程（基础+进阶）","children":[{"title":"ADC_TLC549.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"ADC_TLC549.v.bak <span style='color:#111;'> 4.52KB </span>","children":null,"spread":false},{"title":"ADC_TLC549.syn_hier_info <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"ADC_TLC549.map.hdb <span style='color:#111;'> 35.45KB </span>","children":null,"spread":false},{"title":"ADC_TLC549.(20).cnf.hdb <span style='color:#111;'> 15.52KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]