华为 Verilog_HDL_三套教程

[{"title":"（ 3 个子文件 771KB ） 华为 Verilog_HDL_三套教程","children":[{"title":"华为 Verilog HDL代码书写规范+华为 Verilog_HDL_入门教程+华为 Verilog基本电路设计指导书","children":[{"title":"华为 Verilog_HDL_入门教程.pdf <span style='color:#111;'> 308.91KB </span>","children":null,"spread":false},{"title":"华为 Verilog基本电路设计指导书.pdf <span style='color:#111;'> 383.79KB </span>","children":null,"spread":false},{"title":"华为 Verilog HDL代码书写规范.pdf <span style='color:#111;'> 210.92KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]