[{"title":"( 3 个子文件 270KB ) FPGA串并转换设计技巧","children":[{"title":"FPGA串并转换设计技巧","children":[{"title":"用VERILOG HDL语言实现并串、串并接口的转换.PDF <span style='color:#111;'> 163.83KB </span>","children":null,"spread":false},{"title":"一些提高fpga运行速度的方法.doc <span style='color:#111;'> 22.50KB </span>","children":null,"spread":false},{"title":"FPGA 设计的四种常用思想与技巧.pdf <span style='color:#111;'> 110.60KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]