[{"title":"( 11 个子文件 16KB ) spi-master-verilog_and_VHDL","children":[{"title":"spi-master-master","children":[{"title":"VHDL","children":[{"title":"sim","children":[{"title":"SPI_Master_With_Single_CS_TB.vhd <span style='color:#111;'> 3.36KB </span>","children":null,"spread":false},{"title":"SPI_Master_TB.vhd <span style='color:#111;'> 3.00KB </span>","children":null,"spread":false}],"spread":true},{"title":"source","children":[{"title":"SPI_Master.vhd <span style='color:#111;'> 7.49KB </span>","children":null,"spread":false},{"title":"SPI_Master_With_Single_CS.vhd <span style='color:#111;'> 5.98KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"LICENSE <span style='color:#111;'> 1.05KB </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 13B </span>","children":null,"spread":false},{"title":"Verilog","children":[{"title":"sim","children":[{"title":"SPI_Master_With_Single_CS_TB.sv <span style='color:#111;'> 2.87KB </span>","children":null,"spread":false},{"title":"SPI_Master_TB.sv <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false}],"spread":true},{"title":"source","children":[{"title":"SPI_Master_With_Single_CS.v <span style='color:#111;'> 5.71KB </span>","children":null,"spread":false},{"title":"SPI_Master.v <span style='color:#111;'> 7.21KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":".gitattributes <span style='color:#111;'> 66B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]