jtag的verilog代码

上传者: xzverilog | 上传时间: 2019-12-21 22:07:43 | 文件大小: 875KB | 文件类型: gz
这个文件用Verilog语言描述了jtag的功能

文件下载

资源详情

( 40 个子文件 875KB ) jtag的verilog代码
jtag
tags
rel_2
tap
rtl
verilog
tap_top.v 21.20KB
tap_defines.v 3.29KB
doc
Boundary-Scan_Architecture.pdf 57.98KB
or1k_10.bsd 5.69KB
asyst_3
tap
rtl
verilog
tap_top.v 20.03KB
tap_defines.v 3.34KB
rel_4
tap
rtl
verilog
tap_top.v 20.03KB
tap_defines.v 3.34KB
rel_3
tap
rtl
verilog
tap_top.v 21.28KB
tap_defines.v 3.29KB
rel_5
cells
rtl
verilog
ControlCell.v 3.54KB
InputCell.v 2.99KB
OutputCell.v 3.77KB
BiDirectionalCell.v 2.01KB
tap
rtl
verilog
tap_top.v 20.03KB
tap_defines.v 3.34KB
doc
jtag.pdf 416.80KB
src
jtag.doc 238.50KB
asyst_2
tap
rtl
verilog
tap_top.v 20.03KB
tap_defines.v 3.34KB
arelease
ieee_1149.1_tap
ControlCell.v 3.54KB
TAP.v 18.49KB
Boundary-Scan_Architecture.pdf 57.98KB
InputCell.v 2.99KB
OutputCell.v 3.77KB
BiDirectionalCell.v 2.01KB
rel_1
tap
rtl
verilog
tap_top.v 21.03KB
tap_defines.v 3.29KB
doc
Boundary-Scan_Architecture.pdf 57.98KB
or1k_10.bsd 5.69KB
branches
web_uploads
Boundary-Scan Architecture.pdf 57.98KB
index.shtml 1.84KB
trunk
cells
rtl
verilog
ControlCell.v 3.54KB
InputCell.v 2.99KB
OutputCell.v 3.77KB
BiDirectionalCell.v 2.01KB
tap
rtl
verilog
tap_top.v 20.03KB
tap_defines.v 3.57KB
doc
jtag.pdf 416.80KB
src
jtag.doc 238.50KB
[{"title":"( 40 个子文件 875KB ) jtag的verilog代码","children":[{"title":"jtag","children":[{"title":"tags","children":[{"title":"rel_2","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 21.20KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.29KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"Boundary-Scan_Architecture.pdf <span style='color:#111;'> 57.98KB </span>","children":null,"spread":false},{"title":"or1k_10.bsd <span style='color:#111;'> 5.69KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"asyst_3","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 20.03KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.34KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_4","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 20.03KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.34KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_3","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 21.28KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.29KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_5","children":[{"title":"cells","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"ControlCell.v <span style='color:#111;'> 3.54KB </span>","children":null,"spread":false},{"title":"InputCell.v <span style='color:#111;'> 2.99KB </span>","children":null,"spread":false},{"title":"OutputCell.v <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false},{"title":"BiDirectionalCell.v <span style='color:#111;'> 2.01KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 20.03KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.34KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"jtag.pdf <span style='color:#111;'> 416.80KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"jtag.doc <span style='color:#111;'> 238.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"asyst_2","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 20.03KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.34KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"arelease","children":[{"title":"ieee_1149.1_tap","children":[{"title":"ControlCell.v <span style='color:#111;'> 3.54KB </span>","children":null,"spread":false},{"title":"TAP.v <span style='color:#111;'> 18.49KB </span>","children":null,"spread":false},{"title":"Boundary-Scan_Architecture.pdf <span style='color:#111;'> 57.98KB </span>","children":null,"spread":false},{"title":"InputCell.v <span style='color:#111;'> 2.99KB </span>","children":null,"spread":false},{"title":"OutputCell.v <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false},{"title":"BiDirectionalCell.v <span style='color:#111;'> 2.01KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"rel_1","children":[{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 21.03KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.29KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"Boundary-Scan_Architecture.pdf <span style='color:#111;'> 57.98KB </span>","children":null,"spread":false},{"title":"or1k_10.bsd <span style='color:#111;'> 5.69KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"branches","children":null,"spread":false},{"title":"web_uploads","children":[{"title":"Boundary-Scan Architecture.pdf <span style='color:#111;'> 57.98KB </span>","children":null,"spread":false},{"title":"index.shtml <span style='color:#111;'> 1.84KB </span>","children":null,"spread":false}],"spread":true},{"title":"trunk","children":[{"title":"cells","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"ControlCell.v <span style='color:#111;'> 3.54KB </span>","children":null,"spread":false},{"title":"InputCell.v <span style='color:#111;'> 2.99KB </span>","children":null,"spread":false},{"title":"OutputCell.v <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false},{"title":"BiDirectionalCell.v <span style='color:#111;'> 2.01KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"tap","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"tap_top.v <span style='color:#111;'> 20.03KB </span>","children":null,"spread":false},{"title":"tap_defines.v <span style='color:#111;'> 3.57KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"jtag.pdf <span style='color:#111;'> 416.80KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"jtag.doc <span style='color:#111;'> 238.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]

评论信息

  • tanglingjuntang :
    不好、、、、、、、、、、、、、、、、、、、、、、、、、不值这个分数
    2020-09-15

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
服务器状态检查中...