[{"title":"( 11 个子文件 10KB ) vsin_Jitter_lovefck_verilog-A_sinusoidaljitter_clockgenerator_","children":[{"title":"vsin","children":[{"title":"symbol","children":[{"title":"symbol.oa <span style='color:#111;'> 22.11KB </span>","children":null,"spread":false},{"title":"symbol.oa.cdslck <span style='color:#111;'> 678B </span>","children":null,"spread":false},{"title":"thumbnail_128x128.png <span style='color:#111;'> 512B </span>","children":null,"spread":false},{"title":"master.tag <span style='color:#111;'> 38B </span>","children":null,"spread":false}],"spread":true},{"title":"data.dm.cdslck <span style='color:#111;'> 669B </span>","children":null,"spread":false},{"title":"data.dm <span style='color:#111;'> 6.24KB </span>","children":null,"spread":false},{"title":"veriloga","children":[{"title":"veriloga.va <span style='color:#111;'> 1.97KB </span>","children":null,"spread":false},{"title":"netlist.oa <span style='color:#111;'> 14.44KB </span>","children":null,"spread":false},{"title":"master.tag <span style='color:#111;'> 40B </span>","children":null,"spread":false},{"title":"veriloga.va.bak <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"data.dm <span style='color:#111;'> 7.04KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]