SHA3-FPGA:FPGA特定的SHA-3实现
超越极限：仅49片SHA-3
针对FPGA特定SHA-3实现的VHDL代码发布于：
维克托·阿里巴斯（Victor Arribas），“超越极限：仅49片SHA-3”。 FPL 2019：239-245
如果您在工作中使用这些实现，请将本文引用为：
@inproceedings{DBLP:conf/fpl/Arribas19,
author = {Victor Arribas},
title = {Beyond the Limits: {SHA-3} in Just 49 Slices},
booktitle = {{FPL}},
pages = {239--245},
publisher = {{IEEE}},
year = {2019}
}
谢谢！
文件下载
资源详情
[{"title":"（ 66 个子文件 320KB ） SHA3-FPGA:FPGA特定的SHA-3实现","children":[{"title":"SHA3-FPGA-main","children":[{"title":"fpga_small","children":[{"title":"chi_iota_row.vhd <span style='color:#111;'> 9.06KB </span>","children":null,"spread":false},{"title":"rho_lane_opt.ucf <span style='color:#111;'> 1.81KB </span>","children":null,"spread":false},{"title":"keccak_fsm_V6.ucf <span style='color:#111;'> 36.98KB </span>","children":null,"spread":false},{"title":"rho_lane_optimized.vhd <span style='color:#111;'> 17.72KB </span>","children":null,"spread":false},{"title":"state_en_mux.vhd <span style='color:#111;'> 8.17KB </span>","children":null,"spread":false},{"title":"theta_row.vhd <span style='color:#111;'> 4.32KB </span>","children":null,"spread":false},{"title":"keccak_fsm_cntrlIncl_199.vhd <span style='color:#111;'> 5.05KB </span>","children":null,"spread":false},{"title":"tb_chi.vhd <span style='color:#111;'> 2.35KB </span>","children":null,"spread":false},{"title":"tb_state_reg.vhd <span style='color:#111;'> 3.94KB </span>","children":null,"spread":false},{"title":"state_plane.vhd <span style='color:#111;'> 7.59KB </span>","children":null,"spread":false},{"title":"final_files","children":[{"title":"chi_iota_row.vhd <span style='color:#111;'> 10.51KB </span>","children":null,"spread":false},{"title":"rho_lane_optimized.vhd <span style='color:#111;'> 23.77KB </span>","children":null,"spread":false},{"title":"theta_row.vhd <span style='color:#111;'> 5.77KB </span>","children":null,"spread":false},{"title":"keccak_fsm.xdc <span style='color:#111;'> 60.58KB </span>","children":null,"spread":false},{"title":"state_plane.vhd <span style='color:#111;'> 9.02KB </span>","children":null,"spread":false},{"title":"state_reg.vhd <span style='color:#111;'> 12.44KB </span>","children":null,"spread":false},{"title":"slice_parity.vhd <span style='color:#111;'> 2.64KB </span>","children":null,"spread":false},{"title":"control.vhd <span style='color:#111;'> 15.70KB </span>","children":null,"spread":false},{"title":"theta_parity_adresses.vhd <span style='color:#111;'> 3.23KB </span>","children":null,"spread":false},{"title":"49SLICES_reportV6.txt <span style='color:#111;'> 33.93KB </span>","children":null,"spread":false},{"title":"keccak_fsm.ucf <span style='color:#111;'> 60.64KB </span>","children":null,"spread":false},{"title":"kecc_globals.vhd <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"keccak_fsm.vhd <span style='color:#111;'> 8.91KB </span>","children":null,"spread":false},{"title":"theta_fpga.vhd <span style='color:#111;'> 8.73KB </span>","children":null,"spread":false}],"spread":false},{"title":"state_reg.vhd <span style='color:#111;'> 11.01KB </span>","children":null,"spread":false},{"title":"keccak_fsm_Spartan6.ucf <span style='color:#111;'> 17.41KB </span>","children":null,"spread":false},{"title":"slice_parity.vhd <span style='color:#111;'> 1.19KB </span>","children":null,"spread":false},{"title":"rho_lane_optimized_Virtex5.vhd <span style='color:#111;'> 21.40KB </span>","children":null,"spread":false},{"title":"rho_lane.vhd <span style='color:#111;'> 2.71KB </span>","children":null,"spread":false},{"title":"keccak_fsm_thetaIncl.vhd <span style='color:#111;'> 7.06KB </span>","children":null,"spread":false},{"title":"final_filesV7.zip <span style='color:#111;'> 24.21KB </span>","children":null,"spread":false},{"title":"tb_control.vhd <span style='color:#111;'> 3.41KB </span>","children":null,"spread":false},{"title":"control.vhd <span style='color:#111;'> 10.63KB </span>","children":null,"spread":false},{"title":"theta_parity_adresses.vhd <span style='color:#111;'> 1.79KB </span>","children":null,"spread":false},{"title":"49SLICES_reportV6.txt <span style='color:#111;'> 33.93KB </span>","children":null,"spread":false},{"title":"comparator.vhd <span style='color:#111;'> 12.67KB </span>","children":null,"spread":false},{"title":"tb_comparator.vhd <span style='color:#111;'> 2.88KB </span>","children":null,"spread":false},{"title":"tb_keccak_fsm.vhd <span style='color:#111;'> 4.75KB </span>","children":null,"spread":false},{"title":"kecc_globals.vhd <span style='color:#111;'> 2.12KB </span>","children":null,"spread":false},{"title":"tb_parity_addresses.vhd <span style='color:#111;'> 2.47KB </span>","children":null,"spread":false},{"title":"keccak_fsm.vhd <span style='color:#111;'> 7.36KB </span>","children":null,"spread":false},{"title":"tb_rho.vhd <span style='color:#111;'> 2.12KB </span>","children":null,"spread":false},{"title":"49SLICES_ucf <span style='color:#111;'> 37.21KB </span>","children":null,"spread":false},{"title":"theta_fpga.vhd <span style='color:#111;'> 6.76KB </span>","children":null,"spread":false}],"spread":false},{"title":"README.md <span style='color:#111;'> 528B </span>","children":null,"spread":false},{"title":"fpga_fast_en","children":[{"title":"keccak_round_constants_gen.vhd <span style='color:#111;'> 7.70KB </span>","children":null,"spread":false},{"title":"chi_iota_row.vhd <span style='color:#111;'> 10.86KB </span>","children":null,"spread":false},{"title":"FULL_REPORT_S6_TP <span style='color:#111;'> 32.61KB </span>","children":null,"spread":false},{"title":"pi.vhd <span style='color:#111;'> 2.62KB </span>","children":null,"spread":false},{"title":"FULL_REPORT_V5_TP <span style='color:#111;'> 52.13KB </span>","children":null,"spread":false},{"title":"top_wrapperV5.ucf <span style='color:#111;'> 659.20KB </span>","children":null,"spread":false},{"title":"Keccak_round_blocks.vhd <span style='color:#111;'> 2.74KB </span>","children":null,"spread":false},{"title":"iota.vhd <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false},{"title":"chi.vhd <span style='color:#111;'> 4.96KB </span>","children":null,"spread":false},{"title":"FULL_REPORT_V6 <span style='color:#111;'> 39.99KB </span>","children":null,"spread":false},{"title":"top_wrapperV7.ucf <span style='color:#111;'> 696.43KB </span>","children":null,"spread":false},{"title":"top_wrapperV6.ucf <span style='color:#111;'> 652.07KB </span>","children":null,"spread":false},{"title":"rho.vhd <span style='color:#111;'> 4.93KB </span>","children":null,"spread":false},{"title":"FULL_REPORT_V6_TP <span style='color:#111;'> 15.25KB </span>","children":null,"spread":false},{"title":"FULL_REPORT_S6 <span style='color:#111;'> 38.89KB </span>","children":null,"spread":false},{"title":"tb_Keccak_f.vhd <span style='color:#111;'> 4.44KB </span>","children":null,"spread":false},{"title":"Keccak_f.vhd <span style='color:#111;'> 6.39KB </span>","children":null,"spread":false},{"title":"top_wrapperS6.ucf <span style='color:#111;'> 708.55KB </span>","children":null,"spread":false},{"title":"teta.vhd <span style='color:#111;'> 8.48KB </span>","children":null,"spread":false},{"title":"top_wrapper.vhd <span style='color:#111;'> 3.69KB </span>","children":null,"spread":false},{"title":"kecc_globals.vhd <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]
评论信息
其他资源
- OMRON-欧姆龙系列PLC四位密码解密软件可解CQM1H C200H
- STM32--IIC通信两个JY-901模块
- 矿产资源规划arcgis样式文件
- 喷泉码之LT码的编解码
- STM32F103通过模拟IIC读取LIS3DH 解析数据获取加速度和角度
- 现代密码学_清华大学_杨波著 习题答案
- MSE Decrypt.rar
- SNMP c代码实现
- PMSDVIEW.zip
- 大作业C语言的五子棋全套
- java记账本
- wpf实现PPT播放
- verilog实现的带FIFO的UART模块
- MATLAB树叶识别系统（GUI界面，语音播报）.zip
- simulink建模 3-2变化 2-2变化
- 我为什么反对用Node！
- logback.xml
- ESXi-6.7.0-20191204001-standard-customized.iso
- rocket-api：API敏捷开发框架，用于API接口功能的快速开发。不再定义Controller，Service，Dao，Mybatis，xml，Entity，VO等对象和方法。以springboot starter形式集成使用-源码
- Modbus Poll V6.4+Modbus slave6.0+Virtual Serial Port Driver_6.9含注册码
- API串口读写例程（pb11）
- 精品旅游管理系统相关代码
- ssm+mysql+maven在线考试系统
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明