32位选择进位加法器（经MODELSIM ISE及FPGA实现）

[{"title":"（ 15 个子文件 691KB ） 32位选择进位加法器（经MODELSIM ISE及FPGA实现）","children":[{"title":"32位选择进位加法器报告.pdf <span style='color:#111;'> 383.20KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"adder_4bits.v.bak <span style='color:#111;'> 702B </span>","children":null,"spread":false},{"title":"subadder.v.bak <span style='color:#111;'> 356B </span>","children":null,"spread":false},{"title":"complement_adder_tb.v <span style='color:#111;'> 369B </span>","children":null,"spread":false},{"title":"pipeline_adder_tb.v <span style='color:#111;'> 742B </span>","children":null,"spread":false},{"title":"mux2to1.v <span style='color:#111;'> 152B </span>","children":null,"spread":false},{"title":"full_adder_tb.v <span style='color:#111;'> 383B </span>","children":null,"spread":false},{"title":"adder_32bits.v.bak <span style='color:#111;'> 720B </span>","children":null,"spread":false},{"title":"adder_4bits.v <span style='color:#111;'> 714B </span>","children":null,"spread":false},{"title":"mux2to1.v.bak <span style='color:#111;'> 152B </span>","children":null,"spread":false},{"title":"adder_32bits.v <span style='color:#111;'> 720B </span>","children":null,"spread":false},{"title":"adder_32bits_tb.v <span style='color:#111;'> 657B </span>","children":null,"spread":false},{"title":"subadder.v <span style='color:#111;'> 381B </span>","children":null,"spread":false},{"title":"adder_4bits_tb.v <span style='color:#111;'> 550B </span>","children":null,"spread":false}],"spread":false},{"title":"Lab7.doc <span style='color:#111;'> 348.50KB </span>","children":null,"spread":false}],"spread":true}]