CORDIC算法Verilog实现，带testbench

[{"title":"（ 128 个子文件 1.36MB ） CORDIC算法Verilog实现，带testbench","children":[{"title":"work.sdbl <span style='color:#111;'> 26.63KB </span>","children":null,"spread":false},{"title":"work.sdbx <span style='color:#111;'> 68B </span>","children":null,"spread":false},{"title":"tb_Cordic.v <span style='color:#111;'> 3.07KB </span>","children":null,"spread":false},{"title":"Cordic.fdo <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"Cordic.veo <span style='color:#111;'> 568B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]