基于Verilog VHDL的ARINC429通信设计

[{"title":"（ 1130 个子文件 8.25MB ） 基于Verilog VHDL的ARINC429通信设计","children":[{"title":"output_file.jic <span style='color:#111;'> 512.22KB </span>","children":null,"spread":false},{"title":"tx_module.qpf <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"10_osh.tcl <span style='color:#111;'> 363B </span>","children":null,"spread":false},{"title":"tx_module.qsf <span style='color:#111;'> 5.54KB </span>","children":null,"spread":false},{"title":"alt_u_div_u9f.tdf <span style='color:#111;'> 22.39KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]