ad7606的verilog实现

[{"title":"（ 597 个子文件 13.58MB ） ad7606的verilog实现","children":[{"title":"3.txt <span style='color:#111;'> 35.99KB </span>","children":null,"spread":false},{"title":"2.txt <span style='color:#111;'> 35.99KB </span>","children":null,"spread":false},{"title":"read_uart_1.m <span style='color:#111;'> 715B </span>","children":null,"spread":false},{"title":"channel_8.m <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"1.txt <span style='color:#111;'> 189.83KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]