[{"title":"( 3 个子文件 243KB ) ADV7123原理图+Verilog源码","children":[{"title":"ADV7123原理图+verilog源码","children":[{"title":"ADV7123PCB顶层.pdf <span style='color:#111;'> 74.38KB </span>","children":null,"spread":false},{"title":"ADV7123源码及显示效果.pdf <span style='color:#111;'> 256.94KB </span>","children":null,"spread":false},{"title":"ADV7123原理图.pdf <span style='color:#111;'> 69.61KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]