[{"title":"( 19 个子文件 9.99MB ) 硬件语言RISCCPU设计和实现.rar","children":[{"title":"verilog数字系统设计(夏宇文)-共9章.rar <span style='color:#111;'> 2.12MB </span>","children":null,"spread":false},{"title":"八位RISCCPU设计和实现.zip <span style='color:#111;'> 2.67MB </span>","children":null,"spread":false},{"title":"simple","children":[{"title":"~$mplecpu_design.doc <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"src","children":[{"title":"dr.v <span style='color:#111;'> 288B </span>","children":null,"spread":false},{"title":"ir.v <span style='color:#111;'> 263B </span>","children":null,"spread":false},{"title":"cpu_top.v <span style='color:#111;'> 1.17KB </span>","children":null,"spread":false},{"title":"ar.v <span style='color:#111;'> 273B </span>","children":null,"spread":false},{"title":"m.v <span style='color:#111;'> 463B </span>","children":null,"spread":false},{"title":"ac.v <span style='color:#111;'> 320B </span>","children":null,"spread":false},{"title":"说明.txt <span style='color:#111;'> 759B </span>","children":null,"spread":false},{"title":"tb.v <span style='color:#111;'> 293B </span>","children":null,"spread":false},{"title":"wave.awf <span style='color:#111;'> 17.45KB </span>","children":null,"spread":false},{"title":"alu.v <span style='color:#111;'> 447B </span>","children":null,"spread":false},{"title":"pc.v <span style='color:#111;'> 294B </span>","children":null,"spread":false},{"title":"control.v <span style='color:#111;'> 3.46KB </span>","children":null,"spread":false}],"spread":false},{"title":"simplecpu_design.doc <span style='color:#111;'> 141.50KB </span>","children":null,"spread":false},{"title":"指令执行过程.txt <span style='color:#111;'> 1.85KB </span>","children":null,"spread":false}],"spread":true},{"title":"risc_xyw.rar <span style='color:#111;'> 987.22KB </span>","children":null,"spread":false},{"title":"risc_malilan.tar.gz <span style='color:#111;'> 4.36MB </span>","children":null,"spread":false}],"spread":true}]