上传者: tjpulx
|
上传时间: 2021-08-26 10:57:21
|
文件大小: 8.52MB
|
文件类型: PDF
This specification defines a high-speed serialized ATA data link interface (specifying Phy, Link,
Transport, and Application layers). The serialized interface uses the command set from the
ATA/ATAPI-6 standard, augmented with Native Command Queuing commands optimized for the
serialized interface. The serialized ATA interface is defined in a register-compatible manner with
parallel ATA to enable backward compatibility with parallel ATA drivers. The physical interface is
defined to ease integration (low pin count, low voltages) and enable scalable performance (with
currently defined data rates of 1.5 Gbps and 3.0 Gbps).