[{"title":"( 47 个子文件 101KB ) FPGA的VHDL实现 利用d 触发器和反相器时钟频率分频器,并用Modelsim仿真","children":[{"title":"时钟频率分频器","children":[{"title":"simulation","children":[{"title":"modelsim","children":[{"title":"lab3_1_run_msim_rtl_vhdl.do.bak5 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"lab3_1.vht <span style='color:#111;'> 2.96KB </span>","children":null,"spread":false},{"title":"msim_transcript <span style='color:#111;'> 4.99KB </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak11 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"rtl_work","children":[{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 12.47KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false}],"spread":true},{"title":"wave.do <span style='color:#111;'> 775B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak9 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak6 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak2 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak10 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1.sft <span style='color:#111;'> 40B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak1 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak7 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak3 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1.vho <span style='color:#111;'> 5.18KB </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak8 <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"lab3_1_modelsim.xrf <span style='color:#111;'> 965B </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 10.87KB </span>","children":null,"spread":false},{"title":"lab3_1_run_msim_rtl_vhdl.do.bak4 <span style='color:#111;'> 457B </span>","children":null,"spread":false}],"spread":false},{"title":"qsim","children":[{"title":"lab3_1_20210203002518.sim.vwf <span style='color:#111;'> 3.08KB </span>","children":null,"spread":false},{"title":"lab3_1.msim.vcd <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"Waveform.vwf.vht <span style='color:#111;'> 2.62KB </span>","children":null,"spread":false},{"title":"lab3_1_20210203002754.sim.vwf <span style='color:#111;'> 3.04KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 80.00KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 66.73KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false}],"spread":true},{"title":"transcript <span style='color:#111;'> 1.93KB </span>","children":null,"spread":false},{"title":"lab3_1.sft <span style='color:#111;'> 40B </span>","children":null,"spread":false},{"title":"lab3_1.do <span style='color:#111;'> 536B </span>","children":null,"spread":false},{"title":"lab3_1.vho <span style='color:#111;'> 3.58KB </span>","children":null,"spread":false},{"title":"vwf_sim_transcript <span style='color:#111;'> 7.63KB </span>","children":null,"spread":false},{"title":"lab3_1_modelsim.xrf <span style='color:#111;'> 851B </span>","children":null,"spread":false},{"title":"lab3_1_20210203133816.sim.vwf <span style='color:#111;'> 2.84KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"lab3_1.vhd <span style='color:#111;'> 671B </span>","children":null,"spread":false},{"title":"~$频率必须被二分频.docx <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"时钟频率必须被二分频.docx <span style='color:#111;'> 38.78KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]