[{"title":"( 5 个子文件 1.48MB ) verilog课件《数字集成电路设计入门--从HDL到版图》","children":[{"title":"VERILOG课件","children":[{"title":"6-9.ppt <span style='color:#111;'> 687.00KB </span>","children":null,"spread":false},{"title":"14-16.ppt <span style='color:#111;'> 239.50KB </span>","children":null,"spread":false},{"title":"10-13.ppt <span style='color:#111;'> 745.50KB </span>","children":null,"spread":false},{"title":"17-22.ppt <span style='color:#111;'> 641.50KB </span>","children":null,"spread":false},{"title":"1-5.ppt <span style='color:#111;'> 540.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]