Verilog HDL 高级数字设计课件 + 源码

[{"title":"（ 510 个子文件 19.08MB ） Verilog HDL 高级数字设计课件 + 源码","children":[{"title":"常见问题解答.doc <span style='color:#111;'> 29.50KB </span>","children":null,"spread":false},{"title":"ADDVB_Models_11.doc <span style='color:#111;'> 491B </span>","children":null,"spread":false},{"title":"Latch_Races.v <span style='color:#111;'> 258B </span>","children":null,"spread":false},{"title":"tap_controller.v <span style='color:#111;'> 3.23KB </span>","children":null,"spread":false},{"title":"Instruction_Register.v <span style='color:#111;'> 797B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]