AM 调幅波调制解调 FPGA Verilog 代码 Xilinx Vivado 工程 FIR+FIFO应用

[{"title":"（ 19 个子文件 268KB ） AM 调幅波调制解调 FPGA Verilog 代码 Xilinx Vivado 工程 FIR+FIFO应用","children":[{"title":"am_fifo_fir","children":[{"title":"lowpass_10k_30k_1m.coe <span style='color:#111;'> 736B </span>","children":null,"spread":false},{"title":"am_fifo_fir_project","children":[{"title":"am_fifo_fir_project.srcs","children":[{"title":"sources_1","children":[{"title":"ip","children":[{"title":"dds_compiler_1m_100k","children":[{"title":"dds_compiler_1m_100k.xci <span style='color:#111;'> 34.59KB </span>","children":null,"spread":false},{"title":"dds_compiler_1m_100k.veo <span style='color:#111;'> 3.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"axi_fifo_a16","children":[{"title":"axi_fifo_a16.xci <span style='color:#111;'> 69.87KB </span>","children":null,"spread":false},{"title":"axi_fifo_a16.veo <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"dds_compiler_1m_4k","children":[{"title":"dds_compiler_1m_4k.xci <span style='color:#111;'> 34.58KB </span>","children":null,"spread":false},{"title":"dds_compiler_1m_4k.veo <span style='color:#111;'> 3.16KB </span>","children":null,"spread":false}],"spread":true},{"title":"fir_compiler_lowpass_10k_30k_100m","children":[{"title":"fir_compiler_lowpass_10k_30k_100m.xci <span style='color:#111;'> 34.35KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"am_fifo_fir_testbench_behav.wcfg <span style='color:#111;'> 18.13KB </span>","children":null,"spread":false},{"title":"am_fifo_fir_project.xpr <span style='color:#111;'> 14.46KB </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"am_fifo_demodulation_fir.v <span style='color:#111;'> 4.28KB </span>","children":null,"spread":false},{"title":"am_fifo_demodulation_fir.png <span style='color:#111;'> 83.75KB </span>","children":null,"spread":false},{"title":"am_fifo_testbench.v <span style='color:#111;'> 1.66KB </span>","children":null,"spread":false},{"title":"fifo2.png <span style='color:#111;'> 42.60KB </span>","children":null,"spread":false},{"title":"am_pin.xdc <span style='color:#111;'> 4.75KB </span>","children":null,"spread":false},{"title":"fifo3.png <span style='color:#111;'> 49.92KB </span>","children":null,"spread":false},{"title":"fifo1.png <span style='color:#111;'> 42.26KB </span>","children":null,"spread":false},{"title":"fir2.png <span style='color:#111;'> 63.11KB </span>","children":null,"spread":false},{"title":"am_modulation_dds.v <span style='color:#111;'> 2.09KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]