[{"title":"( 2 个子文件 2KB ) Verilog串口之UART发送模块和仿真程序.rar","children":[{"title":"testbench.v <span style='color:#111;'> 1.42KB </span>","children":null,"spread":false},{"title":"UARTTrans.v <span style='color:#111;'> 5.14KB </span>","children":null,"spread":false}],"spread":true}]