王金明：《Verilog HDL程序设计教程》及相关源码

[{"title":"（ 153 个子文件 10.52MB ） 王金明：《Verilog HDL程序设计教程》及相关源码","children":[{"title":"examples.pdf <span style='color:#111;'> 148.40KB </span>","children":null,"spread":false},{"title":"decoder2.v <span style='color:#111;'> 590B </span>","children":null,"spread":false},{"title":"add_ahead.v <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"correlator.v <span style='color:#111;'> 1012B </span>","children":null,"spread":false},{"title":"add_jl.v <span style='color:#111;'> 659B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]