等精度频率计的RTL实现verilog代码

[{"title":"（ 7 个子文件 4KB ） 等精度频率计的RTL实现verilog代码","children":[{"title":"design","children":[{"title":"cnt.v <span style='color:#111;'> 2.46KB </span>","children":null,"spread":false},{"title":"data_change.v <span style='color:#111;'> 7.64KB </span>","children":null,"spread":false},{"title":"display.v <span style='color:#111;'> 1.80KB </span>","children":null,"spread":false},{"title":"pregate.v <span style='color:#111;'> 511B </span>","children":null,"spread":false},{"title":"actgate.v <span style='color:#111;'> 411B </span>","children":null,"spread":false},{"title":"plj2.v <span style='color:#111;'> 2.49KB </span>","children":null,"spread":false},{"title":"weixuan.v <span style='color:#111;'> 860B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]