【FPGA】JESD204B相关资料

[{"title":"（ 16 个子文件 87.53MB ） 【FPGA】JESD204B相关资料","children":[{"title":"Volume 2 ：Chapter 6. 收发器环回支持.pdf <span style='color:#111;'> 471.35KB </span>","children":null,"spread":false},{"title":"xcvr-user-guide.pdf <span style='color:#111;'> 4.63MB </span>","children":null,"spread":false},{"title":"an803.pdf <span style='color:#111;'> 485.81KB </span>","children":null,"spread":false},{"title":"svgx-jesd204b-ad9680-ed-14.1.qar <span style='color:#111;'> 5.17MB </span>","children":null,"spread":false},{"title":"jesd204b_sv_ad9680.mp4 <span style='color:#111;'> 70.45MB </span>","children":null,"spread":false},{"title":"an871-683449-666912.pdf <span style='color:#111;'> 228.96KB </span>","children":null,"spread":false},{"title":"Volume 2 ：Chapter 5. Cyclone V 器件中收发器定制配置.pdf <span style='color:#111;'> 422.32KB </span>","children":null,"spread":false},{"title":"Volume 2 ：Chapter 2. Cyclone V器件中的收发器时钟.pdf <span style='color:#111;'> 693.48KB </span>","children":null,"spread":false},{"title":"Intel Arria 10收发器PHY用户指南ug_arria10_xcvr_phy.pdf <span style='color:#111;'> 4.98MB </span>","children":null,"spread":false},{"title":"ug-arria10-xcvr-phy.pdf <span style='color:#111;'> 4.96MB </span>","children":null,"spread":false},{"title":"Volume 2 ：Chapter 4. Cyclone V 器件中的收发器协议配置.pdf <span style='color:#111;'> 815.74KB </span>","children":null,"spread":false},{"title":"Volume 2 ：Chapter 3. Cyclone V器件中的收发器复位控制.pdf <span style='color:#111;'> 474.74KB </span>","children":null,"spread":false},{"title":"an710-683170-666845.pdf <span style='color:#111;'> 690.41KB </span>","children":null,"spread":false},{"title":"MS-2714-Understanding-the-Layers-in-JESD204B_cn.pdf <span style='color:#111;'> 995.50KB </span>","children":null,"spread":false},{"title":"Volume 2 ：Chapter 7. Cyclone V器件中的动态重配置.pdf <span style='color:#111;'> 514.68KB </span>","children":null,"spread":false},{"title":"Volume 2 ：Chapter 1. Cyclone V器件中的收发器体系结构.pdf <span style='color:#111;'> 949.20KB </span>","children":null,"spread":false}],"spread":true}]