16位源码乘法器的设计源码

[{"title":"（ 31 个子文件 31KB ） 16位源码乘法器的设计源码","children":[{"title":"MUL_16","children":[{"title":"MUL_16.mpf <span style='color:#111;'> 22.03KB </span>","children":null,"spread":false},{"title":"add_16.v <span style='color:#111;'> 786B </span>","children":null,"spread":false},{"title":"fulladd.v <span style='color:#111;'> 184B </span>","children":null,"spread":false},{"title":"halfadd.v <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"mul_16.v.bak <span style='color:#111;'> 412B </span>","children":null,"spread":false},{"title":"MUL_16.cr.mti <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"halfadd","children":[{"title":"verilog.asm <span style='color:#111;'> 3.40KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 262B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 203B </span>","children":null,"spread":false}],"spread":true},{"title":"mul_16","children":[{"title":"verilog.asm <span style='color:#111;'> 8.05KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 449B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 675B </span>","children":null,"spread":false}],"spread":true},{"title":"add_16","children":[{"title":"verilog.asm <span style='color:#111;'> 11.52KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 320B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.51KB </span>","children":null,"spread":false}],"spread":true},{"title":"mul16_tb","children":[{"title":"verilog.asm <span style='color:#111;'> 6.72KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 76B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 561B </span>","children":null,"spread":false}],"spread":true},{"title":"fulladd","children":[{"title":"verilog.asm <span style='color:#111;'> 6.08KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 305B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 332B </span>","children":null,"spread":false}],"spread":true},{"title":"reg_16","children":[{"title":"verilog.asm <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 343B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 304B </span>","children":null,"spread":false}],"spread":false},{"title":"_info <span style='color:#111;'> 1.03KB </span>","children":null,"spread":false}],"spread":true},{"title":"mul16_tb.v <span style='color:#111;'> 472B </span>","children":null,"spread":false},{"title":"reg_16.v <span style='color:#111;'> 229B </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 382B </span>","children":null,"spread":false},{"title":"mul16_tb.v.bak <span style='color:#111;'> 470B </span>","children":null,"spread":false},{"title":"mul_16.v <span style='color:#111;'> 412B </span>","children":null,"spread":false}],"spread":false}],"spread":true}]