基于verilog 的跑表器设计

[{"title":"（ 212 个子文件 4.03MB ） 基于verilog 的跑表器设计","children":[{"title":"cbx_args.txt <span style='color:#111;'> 158B </span>","children":null,"spread":false},{"title":"speed.v <span style='color:#111;'> 865B </span>","children":null,"spread":false},{"title":"speed.v.bak <span style='color:#111;'> 714B </span>","children":null,"spread":false},{"title":"counter.v <span style='color:#111;'> 4.71KB </span>","children":null,"spread":false},{"title":"counter10_bb.v <span style='color:#111;'> 4.03KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]