vhdl转换成verilog语言

[{"title":"（ 119 个子文件 623KB ） vhdl转换成verilog语言","children":[{"title":"alt_dspbuilder_inc_dec.v <span style='color:#111;'> 1.13KB </span>","children":null,"spread":false},{"title":"alt_dspbuilder_inc_dec_gnpwmjhdv5.v <span style='color:#111;'> 682B </span>","children":null,"spread":false},{"title":"alt_dspbuilder_saltrbitpropagate.v <span style='color:#111;'> 260B </span>","children":null,"spread":false},{"title":"alt_dspbuilder_cast_gntsfabaxp.v <span style='color:#111;'> 689B </span>","children":null,"spread":false},{"title":"alt_dspbuilder_testbench_capture_gnsnc32juq.v <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]