[{"title":"( 3 个子文件 5.67MB ) AD5724 FPGA verilog实现","children":[{"title":"ad5724_ctrl.v <span style='color:#111;'> 10.06KB </span>","children":null,"spread":false},{"title":"AD5724.pdf <span style='color:#111;'> 1.18MB </span>","children":null,"spread":false},{"title":"AD5754_evalSoftware.zip <span style='color:#111;'> 4.57MB </span>","children":null,"spread":false}],"spread":true}]