华为FPGA设计资料.zip

[{"title":"（ 7 个子文件 1.65MB ） 华为FPGA设计资料.zip","children":[{"title":"华为FPGA设计资料","children":[{"title":"VHDL设计风格和实现.ppt <span style='color:#111;'> 426.50KB </span>","children":null,"spread":false},{"title":"Verilog+HDL入门教程.pdf <span style='color:#111;'> 281.48KB </span>","children":null,"spread":false},{"title":"Verilog_HDL_华为入门教程.pdf <span style='color:#111;'> 308.91KB </span>","children":null,"spread":false},{"title":"Verilog HDL 代码书写规范.pdf <span style='color:#111;'> 210.92KB </span>","children":null,"spread":false},{"title":"华为FPGA设计流程指南.doc <span style='color:#111;'> 131.50KB </span>","children":null,"spread":false},{"title":"静态时序分析与逻辑...pdf <span style='color:#111;'> 597.62KB </span>","children":null,"spread":false},{"title":"Verilog基本电路设计指导书.pdf <span style='color:#111;'> 383.79KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]