[{"title":"( 324 个子文件 22.73MB ) FPGA串口接收和发送 verilog代码","children":[{"title":"uart_test.xml <span style='color:#111;'> 798B </span>","children":null,"spread":false},{"title":"uart_rx.v <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"filters.xml <span style='color:#111;'> 66B </span>","children":null,"spread":false},{"title":"preferences.xml <span style='color:#111;'> 347B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 24.88MB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]