PIPE协议,PHY Interface For the PCI Express, SATA, USB 3.1, DisplayPort, and Converged I0 Architectures Version 5.2.1
2022-10-04 19:27:40 3.37MB PIPE协议 PHY接口 PCIe SATA
1
基于FPGA的USB3.0通信架构设计与实现
2021-12-30 19:59:19 1.62MB 基于 fpga usb30 通信架构
1
phy-interface-pci-express-sata-usb30-architectures-3.1 v5.2.
2021-11-26 15:35:40 2.63MB PIPE 体系结构 PCIE SATA
1
USB30
2021-03-19 17:01:21 8.66MB 数据库管理工具
pipe6.0_phy-interface-pci-express-sata-usb30-architectures-3-1.pdf
2021-03-15 16:08:19 3.74MB pci-e
1