A practival guide for designning, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog.
PDF 文档
2021-11-08 16:05:10
38.75MB
1