verilog 课件-西电蔡老师的

[{"title":"（ 15 个子文件 21.19MB ） verilog 课件-西电蔡老师的","children":[{"title":"KJ","children":[{"title":"硬件描算语言chapter9.ppt <span style='color:#111;'> 1.98MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter5 (2).ppt <span style='color:#111;'> 3.97MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter7.ppt <span style='color:#111;'> 3.50MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter4.ppt <span style='color:#111;'> 1.61MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter2.ppt <span style='color:#111;'> 937.50KB </span>","children":null,"spread":false},{"title":"异步信号的同步化.pdf <span style='color:#111;'> 241.96KB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter3.ppt <span style='color:#111;'> 1.15MB </span>","children":null,"spread":false},{"title":"verilog_tutorial.pdf <span style='color:#111;'> 876.25KB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter6.ppt <span style='color:#111;'> 3.05MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter8.ppt <span style='color:#111;'> 2.91MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter1.ppt <span style='color:#111;'> 2.52MB </span>","children":null,"spread":false},{"title":"HDL Compiler for Verilog User Guide.pdf <span style='color:#111;'> 4.05MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter6 (2).ppt <span style='color:#111;'> 3.77MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter5.ppt <span style='color:#111;'> 4.16MB </span>","children":null,"spread":false},{"title":"硬件描算语言chapter10.ppt <span style='color:#111;'> 2.47MB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]