verilog 数字频率计设计

[{"title":"（ 420 个子文件 5.29MB ） verilog 数字频率计设计","children":[{"title":"freq_detect.map.rpt <span style='color:#111;'> 88.50KB </span>","children":null,"spread":false},{"title":"freq_detect.pof <span style='color:#111;'> 2.00MB </span>","children":null,"spread":false},{"title":"freq_detect.asm.rpt <span style='color:#111;'> 5.62KB </span>","children":null,"spread":false},{"title":"freq_detect.flow.rpt <span style='color:#111;'> 8.03KB </span>","children":null,"spread":false},{"title":"detect.v <span style='color:#111;'> 978B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]