FPGA实现DDS信号发生器

[{"title":"（ 776 个子文件 3.26MB ） FPGA实现DDS信号发生器","children":[{"title":"dds.tan.rpt <span style='color:#111;'> 339.53KB </span>","children":null,"spread":false},{"title":"sinrom_wave0.jpg <span style='color:#111;'> 84.04KB </span>","children":null,"spread":false},{"title":"juchi_address.bsf <span style='color:#111;'> 1.76KB </span>","children":null,"spread":false},{"title":"juchi_address.vh <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"dds.flow.rpt <span style='color:#111;'> 11.92KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]