HDL实现打地鼠游戏

上传者: zaixiancs | 上传时间: 2019-12-21 22:16:38 | 文件大小: 28KB | 文件类型: rar
该该代码使用verilog语言实现地鼠游戏,设置一个开始键,复位键,和八个打地鼠键。游戏一共三关,每关出现八个地鼠。

文件下载

资源详情

[{"title":"( 27 个子文件 28KB ) HDL实现打地鼠游戏","children":[{"title":"打地鼠verilog代码","children":[{"title":"dynamic.vf <span style='color:#111;'> 4.86KB </span>","children":null,"spread":false},{"title":"light.vf <span style='color:#111;'> 2.57KB </span>","children":null,"spread":false},{"title":"div_45.vf <span style='color:#111;'> 4.61KB </span>","children":null,"spread":false},{"title":"d_3.vf <span style='color:#111;'> 1.59KB </span>","children":null,"spread":false},{"title":"div_27.vf <span style='color:#111;'> 4.62KB </span>","children":null,"spread":false},{"title":"selector_3.vf <span style='color:#111;'> 2.99KB </span>","children":null,"spread":false},{"title":"ss3.vf <span style='color:#111;'> 10.44KB </span>","children":null,"spread":false},{"title":"guanka.vf <span style='color:#111;'> 2.57KB </span>","children":null,"spread":false},{"title":"miedeng.vf <span style='color:#111;'> 2.41KB </span>","children":null,"spread":false},{"title":"sssss1.ant <span style='color:#111;'> 13.85KB </span>","children":null,"spread":false},{"title":"syn.vf <span style='color:#111;'> 10.88KB </span>","children":null,"spread":false},{"title":"d_1.vf <span style='color:#111;'> 1.61KB </span>","children":null,"spread":false},{"title":"jishu.vf <span style='color:#111;'> 5.76KB </span>","children":null,"spread":false},{"title":"div_100.vf <span style='color:#111;'> 6.45KB </span>","children":null,"spread":false},{"title":"bcd.vf <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"div_21.vf <span style='color:#111;'> 4.92KB </span>","children":null,"spread":false},{"title":"dianliang.vf <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false},{"title":"_pace.ucf <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"div_frequency.vf <span style='color:#111;'> 7.27KB </span>","children":null,"spread":false},{"title":"suiji.vf <span style='color:#111;'> 4.45KB </span>","children":null,"spread":false},{"title":"counter.vf <span style='color:#111;'> 4.77KB </span>","children":null,"spread":false},{"title":"xideng.vf <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false},{"title":"jiafen.vf <span style='color:#111;'> 3.11KB </span>","children":null,"spread":false},{"title":"selector_4.vf <span style='color:#111;'> 1.78KB </span>","children":null,"spread":false},{"title":"jiafen1.vf <span style='color:#111;'> 4.09KB </span>","children":null,"spread":false},{"title":"d_2.vf <span style='color:#111;'> 1.61KB </span>","children":null,"spread":false},{"title":"jiafen2.vf <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

  • qq_26411075 :
    代码很详细
    2015-06-03
  • u010254667 :
    不用改就能用报告真是课设的非常好的资料啊
    2015-05-21
  • yanjiankang :
    报告写得比较详细,使用原理图实现的,Verilog是Xilinx ise生成的,代码没有价值,报告有价值
    2013-06-02
  • chentingcathy :
    还不错,可以用
    2013-01-03
  • StaticState :
    像是是Xilinx里用原理图导出的,只能用不能改
    2012-06-16

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明