Xilinx EDK设计试验.7z

[{"title":"（ 4 个子文件 5.51MB ） Xilinx EDK设计试验.7z","children":[{"title":"Xilinx EDK设计试验","children":[{"title":"在设计中添加IP.rar <span style='color:#111;'> 1.09MB </span>","children":null,"spread":false},{"title":"自定义IP添加.rar <span style='color:#111;'> 1.54MB </span>","children":null,"spread":false},{"title":"硬件设计流程.rar <span style='color:#111;'> 1.23MB </span>","children":null,"spread":false},{"title":"软件编程及软硬件调试.rar <span style='color:#111;'> 1.65MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]