6502微控制器CPU的VHDL代码

[{"title":"（ 70 个子文件 651KB ） 6502微控制器CPU的VHDL代码","children":[{"title":"6502vhdl","children":[{"title":"web_uploads","children":null,"spread":false},{"title":"tags","children":[{"title":"rel","children":[{"title":"COPYING <span style='color:#111;'> 12.26KB </span>","children":null,"spread":false},{"title":"root.bat <span style='color:#111;'> 59B </span>","children":null,"spread":false},{"title":"new","children":[{"title":"6502vhdl","children":[{"title":"COPYING <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"root.bat <span style='color:#111;'> 59B </span>","children":null,"spread":false},{"title":"new","children":[{"title":"readme.txt <span style='color:#111;'> 18B </span>","children":null,"spread":false}],"spread":true},{"title":"NEWS <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"a <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"README <span style='color:#111;'> 45B </span>","children":null,"spread":false}],"spread":true},{"title":"readme.txt","children":[{"title":"6502vhdl","children":[{"title":"COPYING <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"root.bat <span style='color:#111;'> 59B </span>","children":null,"spread":false},{"title":"new","children":[{"title":"readme.txt <span style='color:#111;'> 18B </span>","children":null,"spread":false}],"spread":true},{"title":"NEWS <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"a <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"README <span style='color:#111;'> 45B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"NEWS <span style='color:#111;'> 57.93KB </span>","children":null,"spread":false},{"title":"vga_lcd","children":[{"title":"sim","children":[{"title":"rtl_sim","children":[{"title":"bin","children":[{"title":"Makefile <span style='color:#111;'> 4.31KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"bench","children":[{"title":"verilog","children":[{"title":"tests.v <span style='color:#111;'> 29.89KB </span>","children":null,"spread":false},{"title":"wb_b3_check.v <span style='color:#111;'> 6.32KB </span>","children":null,"spread":false},{"title":"test_bench_top.v <span style='color:#111;'> 15.29KB </span>","children":null,"spread":false},{"title":"wb_model_defines.v <span style='color:#111;'> 3.28KB </span>","children":null,"spread":false},{"title":"wb_mast_model.v <span style='color:#111;'> 6.61KB </span>","children":null,"spread":false},{"title":"wb_slv_model.v <span style='color:#111;'> 5.29KB </span>","children":null,"spread":false},{"title":"sync_check.v <span style='color:#111;'> 6.89KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"syn","children":[{"title":"bin","children":[{"title":"lib_spec.dc <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"design_spec.dc <span style='color:#111;'> 719B </span>","children":null,"spread":false},{"title":"read.dc <span style='color:#111;'> 1.83KB </span>","children":null,"spread":false},{"title":"comp.dc <span style='color:#111;'> 4.11KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"vga_core.pdf <span style='color:#111;'> 396.29KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"vga_core_enh.doc <span style='color:#111;'> 793.50KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"software","children":[{"title":"include","children":[{"title":"oc_vga_lcd.h <span style='color:#111;'> 7.13KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"rtl","children":[{"title":"verilog","children":[{"title":"vga_pgen.v <span style='color:#111;'> 17.77KB </span>","children":null,"spread":false},{"title":"timescale.v <span style='color:#111;'> 25B </span>","children":null,"spread":false},{"title":"vga_csm_pb.v <span style='color:#111;'> 5.67KB </span>","children":null,"spread":false},{"title":"vga_defines.v <span style='color:#111;'> 4.24KB </span>","children":null,"spread":false},{"title":"vga_clkgen.v <span style='color:#111;'> 4.74KB </span>","children":null,"spread":false},{"title":"vga_fifo_dc.v <span style='color:#111;'> 7.17KB </span>","children":null,"spread":false},{"title":"vga_tgen.v <span style='color:#111;'> 5.04KB </span>","children":null,"spread":false},{"title":"generic_spram.v <span style='color:#111;'> 9.99KB </span>","children":null,"spread":false},{"title":"vga_fifo.v <span style='color:#111;'> 8.55KB </span>","children":null,"spread":false},{"title":"vga_vtim.v <span style='color:#111;'> 6.24KB </span>","children":null,"spread":false},{"title":"vga_wb_slave.v <span style='color:#111;'> 15.43KB </span>","children":null,"spread":false},{"title":"vga_curproc.v <span style='color:#111;'> 9.78KB </span>","children":null,"spread":false},{"title":"vga_wb_master.v <span style='color:#111;'> 16.18KB </span>","children":null,"spread":false},{"title":"generic_dpram.v <span style='color:#111;'> 12.31KB </span>","children":null,"spread":false},{"title":"vga_colproc.v <span style='color:#111;'> 13.10KB </span>","children":null,"spread":false},{"title":"vga_enh_top.v <span style='color:#111;'> 17.24KB </span>","children":null,"spread":false},{"title":"vga_cur_cregs.v <span style='color:#111;'> 4.98KB </span>","children":null,"spread":false}],"spread":false},{"title":"vhdl","children":[{"title":"fifo.vhd <span style='color:#111;'> 4.01KB </span>","children":null,"spread":false},{"title":"vga_and_clut_tstbench.vhd <span style='color:#111;'> 12.61KB </span>","children":null,"spread":false},{"title":"tgen.vhd <span style='color:#111;'> 3.22KB </span>","children":null,"spread":false},{"title":"wb_master.vhd <span style='color:#111;'> 14.30KB </span>","children":null,"spread":false},{"title":"vtim.vhd <span style='color:#111;'> 2.74KB </span>","children":null,"spread":false},{"title":"pgen.vhd <span style='color:#111;'> 5.30KB </span>","children":null,"spread":false},{"title":"fifo_dc.vhd <span style='color:#111;'> 4.26KB </span>","children":null,"spread":false},{"title":"vga_and_clut.vhd <span style='color:#111;'> 9.44KB </span>","children":null,"spread":false},{"title":"csm_pb.vhd <span style='color:#111;'> 5.73KB </span>","children":null,"spread":false},{"title":"colproc.vhd <span style='color:#111;'> 8.01KB </span>","children":null,"spread":false},{"title":"wb_slave.vhd <span style='color:#111;'> 5.57KB </span>","children":null,"spread":false},{"title":"counter.vhd <span style='color:#111;'> 5.61KB </span>","children":null,"spread":false},{"title":"dpm.vhd <span style='color:#111;'> 3.14KB </span>","children":null,"spread":false},{"title":"vga.vhd <span style='color:#111;'> 12.95KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"a <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"README <span style='color:#111;'> 4.37KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"trunk","children":[{"title":"COPYING <span style='color:#111;'> 24B </span>","children":null,"spread":false},{"title":"current_6502core.zip <span style='color:#111;'> 43.36KB </span>","children":null,"spread":false},{"title":"root.bat <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"NEWS <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"a <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"README <span style='color:#111;'> 45B </span>","children":null,"spread":false},{"title":"documentation","children":[{"title":"readme.txt <span style='color:#111;'> 52B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"branches","children":null,"spread":false}],"spread":true}],"spread":true}]