全模拟电路实现的电子秤设计电路图（包含AD完整工程）
本次课程要求利用传感器设计制作一款高精度传感器，要求传感器有大小两个量程，量程之间可自动或手动切换，小量程的量程为0-200g，误差范围控制在1%以内；大量程的量程为0-2000g，误差范围控制在1%以内。全过程只采用用模拟量实现测量，不使用单片机等控制芯片设计电路。
本系统主要电路部分均采用模拟电路完成，前端信号采集采用悬臂梁式电阻应变片式压力传感器完成。传感器采集的信号送入信号放大电路，信号放大电路采用仪用放大器 INA128 芯片完成，INA128 需要精准的零电压作为参考电压，因此采用 OP07 芯片输出零值电压给 INA128 作为精准的参考电压。传感器采集的信号经 INA128 放大后，送入信号处理电路完成信号的模数转换及数码管信号译码，本部分采用 ICL7107 芯片完成。ICL7107 芯片完成信号的模数转换后，将译出的数据送入显示电路完成用户终端的显示，本部分采用三位半数码管完成。
文件下载
资源详情
[{"title":"（ 64 个子文件 4.1MB ） 全模拟电路实现的电子秤设计电路图（包含AD完整工程）","children":[{"title":"PCB_Project","children":[{"title":"Schlib4.SchLib <span style='color:#111;'> 5.00KB </span>","children":null,"spread":false},{"title":"Sheet1.pdf <span style='color:#111;'> 343.01KB </span>","children":null,"spread":false},{"title":"Sheet1.SchDoc <span style='color:#111;'> 312.50KB </span>","children":null,"spread":false},{"title":"PCB3D.pdf <span style='color:#111;'> 939.50KB </span>","children":null,"spread":false},{"title":"Project Logs for PCB_Project","children":[{"title":"PCB1 PCB ECO 2018-1-4 14-01-27.LOG <span style='color:#111;'> 871B </span>","children":null,"spread":false},{"title":"PCB1 PCB ECO 2018-1-4 12-10-44.LOG <span style='color:#111;'> 201B </span>","children":null,"spread":false},{"title":"PCB1 PCB ECO 2018-1-4 12-12-03.LOG <span style='color:#111;'> 88B </span>","children":null,"spread":false},{"title":"PCB2 PCB ECO 2018-1-11 17-08-49.LOG <span style='color:#111;'> 1.69KB </span>","children":null,"spread":false},{"title":"PCB1 PCB ECO 2018-1-4 11-06-34.LOG <span style='color:#111;'> 143B </span>","children":null,"spread":false},{"title":"PCB1 PCB ECO 2018-1-4 10-43-21.LOG <span style='color:#111;'> 2.21KB </span>","children":null,"spread":false},{"title":"PCB1 PCB ECO 2018-1-4 10-56-05.LOG <span style='color:#111;'> 10.20KB </span>","children":null,"spread":false},{"title":"PCB1 PCB ECO 2018-1-4 0-50-11.LOG <span style='color:#111;'> 11.25KB </span>","children":null,"spread":false},{"title":"PCB2 PCB ECO 2018-1-11 17-08-06.LOG <span style='color:#111;'> 11.37KB </span>","children":null,"spread":false}],"spread":true},{"title":"PCB_Project.Dat <span style='color:#111;'> 2.59KB </span>","children":null,"spread":false},{"title":"Schlib3.SchLib <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"PCB_Project.PrjPcb <span style='color:#111;'> 40.60KB </span>","children":null,"spread":false},{"title":"PCB_Project.PrjPcbStructure <span style='color:#111;'> 48B </span>","children":null,"spread":false},{"title":"Schlib1.SchLib <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"Schlib2.SchLib <span style='color:#111;'> 5.00KB </span>","children":null,"spread":false},{"title":"PCB1.PcbDoc <span style='color:#111;'> 1.21MB </span>","children":null,"spread":false},{"title":"PCB_Project.OutJob <span style='color:#111;'> 4.66KB </span>","children":null,"spread":false},{"title":"History","children":[{"title":"Sheet1.~(11).SchDoc.Zip <span style='color:#111;'> 41.44KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(7).PrjPcb.Zip <span style='color:#111;'> 4.31KB </span>","children":null,"spread":false},{"title":"Schlib4.~(1).SchLib.Zip <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(3).PrjPcb.Zip <span style='color:#111;'> 4.24KB </span>","children":null,"spread":false},{"title":"Sheet1.~(15).SchDoc.Zip <span style='color:#111;'> 32.78KB </span>","children":null,"spread":false},{"title":"Sheet1.~(12).SchDoc.Zip <span style='color:#111;'> 41.79KB </span>","children":null,"spread":false},{"title":"Sheet1.~(14).SchDoc.Zip <span style='color:#111;'> 41.78KB </span>","children":null,"spread":false},{"title":"Schlib3.~(1).SchLib.Zip <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(4).PrjPcb.Zip <span style='color:#111;'> 4.24KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(9).PrjPcb.Zip <span style='color:#111;'> 4.65KB </span>","children":null,"spread":false},{"title":"Schlib4.~(2).SchLib.Zip <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"PCB1.~(2).PcbDoc.Zip <span style='color:#111;'> 41.39KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(5).PrjPcb.Zip <span style='color:#111;'> 4.29KB </span>","children":null,"spread":false},{"title":"Sheet1.~(9).SchDoc.Zip <span style='color:#111;'> 32.38KB </span>","children":null,"spread":false},{"title":"18FF358A","children":[{"title":"PCB2.~(1).PcbDoc.Zip <span style='color:#111;'> 23.84KB </span>","children":null,"spread":false},{"title":"PCB2.~(2).PcbDoc.Zip <span style='color:#111;'> 23.88KB </span>","children":null,"spread":false},{"title":"PCB2.~(4).PcbDoc.Zip <span style='color:#111;'> 23.89KB </span>","children":null,"spread":false},{"title":"PCB2.~(3).PcbDoc.Zip <span style='color:#111;'> 23.84KB </span>","children":null,"spread":false},{"title":"PCB2.~(5).PcbDoc.Zip <span style='color:#111;'> 23.88KB </span>","children":null,"spread":false}],"spread":false},{"title":"Sheet1.~(5).SchDoc.Zip <span style='color:#111;'> 40.69KB </span>","children":null,"spread":false},{"title":"Sheet1.~(4).SchDoc.Zip <span style='color:#111;'> 35.02KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(6).PrjPcb.Zip <span style='color:#111;'> 4.31KB </span>","children":null,"spread":false},{"title":"PCB1.~(5).PcbDoc.Zip <span style='color:#111;'> 25.07KB </span>","children":null,"spread":false},{"title":"PCB1.~(4).PcbDoc.Zip <span style='color:#111;'> 42.56KB </span>","children":null,"spread":false},{"title":"PCB1.~(3).PcbDoc.Zip <span style='color:#111;'> 42.61KB </span>","children":null,"spread":false},{"title":"Schlib1.~(1).SchLib.Zip <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"Sheet1.~(7).SchDoc.Zip <span style='color:#111;'> 41.40KB </span>","children":null,"spread":false},{"title":"PCB1.~(7).PcbDoc.Zip <span style='color:#111;'> 521.94KB </span>","children":null,"spread":false},{"title":"Sheet1.~(10).SchDoc.Zip <span style='color:#111;'> 41.40KB </span>","children":null,"spread":false},{"title":"Schlib1.~(2).SchLib.Zip <span style='color:#111;'> 2.41KB </span>","children":null,"spread":false},{"title":"PCB1.~(8).PcbDoc.Zip <span style='color:#111;'> 639.18KB </span>","children":null,"spread":false},{"title":"Sheet1.~(1).SchDoc.Zip <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"PCB1.~(6).PcbDoc.Zip <span style='color:#111;'> 520.00KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(1).PrjPcb.Zip <span style='color:#111;'> 4.01KB </span>","children":null,"spread":false},{"title":"Sheet1.~(6).SchDoc.Zip <span style='color:#111;'> 41.21KB </span>","children":null,"spread":false},{"title":"PCB1.~(1).PcbDoc.Zip <span style='color:#111;'> 23.89KB </span>","children":null,"spread":false},{"title":"PCB_Project.~(8).PrjPcb.Zip <span style='color:#111;'> 4.67KB </span>","children":null,"spread":false},{"title":"Schlib2.~(1).SchLib.Zip <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"Sheet1.~(8).SchDoc.Zip <span style='color:#111;'> 32.40KB </span>","children":null,"spread":false},{"title":"Sheet1.~(13).SchDoc.Zip <span style='color:#111;'> 41.81KB </span>","children":null,"spread":false}],"spread":false},{"title":"__Previews","children":[{"title":"PCB1.PcbDocPreview <span style='color:#111;'> 74.59KB </span>","children":null,"spread":false},{"title":"PCB1.REPPreview <span style='color:#111;'> 82.12KB </span>","children":null,"spread":false},{"title":"Sheet1.SchDocPreview <span style='color:#111;'> 89.24KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}]
评论信息
其他资源
- opengl实现画图板VS2010项目
- java 实现word 转PDF
- DNS中继服务器(含详细实验文档)
- 物联网结课设计(含有ppt)，QT串口通信RFID门禁系统
- 阿里云产品手册
- H3C网络售前原题
- Kakuro数独问题--西工大08年C题论文
- CT经典算法SART
- 标定工具（matlab仿真工具）
- IBM SPSS Modeler 18.0 中文用户指南.pdf
- 杭电面向对象课程本科研究生期末考试试卷，有uml,设计模式大概十五套卷子
- 网络调试助手NetAssist3.8.2.rar
- NFC读取工具类加界面demo
- 支持Qt5的qtwinmigrate
- ANSYSMaxwell助力电力变压器和平面变压器设计和仿
- RoseMirrorHA_5.0.0_228-x64.msi
- 基于最小风险贝叶斯决策对细胞异常与否的分析。
- 算法设计与分析基础(（美）Anany Levitin 著，潘彦 译)
- 中国骗术揭秘.zip
- 通过JNA调用虹软年龄和性别估计SDK的Demo
- Digital Integrated Circuit Design From VLSI Architectures to CMOS Fabrication
- cadlib2.0的案例和动态链接库
- JavaScript图片上传预览效果
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明