[{"title":"( 17 个子文件 3.39MB ) verilog自动例化程序及例子","children":[{"title":"auto_inst_example","children":[{"title":"一个verilog自动例化例子和程序.doc <span style='color:#111;'> 85.50KB </span>","children":null,"spread":false},{"title":"auto_inst.bat <span style='color:#111;'> 22B </span>","children":null,"spread":false},{"title":"mem_arb.v <span style='color:#111;'> 1.28KB </span>","children":null,"spread":false},{"title":"usb20.v <span style='color:#111;'> 17.58KB </span>","children":null,"spread":false},{"title":"bak","children":[{"title":"gen_rw.v <span style='color:#111;'> 3.76KB </span>","children":null,"spread":false},{"title":"~WRL0003.tmp <span style='color:#111;'> 81.00KB </span>","children":null,"spread":false},{"title":"~WRL3693.tmp <span style='color:#111;'> 84.50KB </span>","children":null,"spread":false},{"title":"usb20.v <span style='color:#111;'> 4.13KB </span>","children":null,"spread":false},{"title":"~$verilog自动例化例子和程序.doc <span style='color:#111;'> 162B </span>","children":null,"spread":false},{"title":"~WRL0001.tmp <span style='color:#111;'> 81.00KB </span>","children":null,"spread":false},{"title":"~WRL0005.tmp <span style='color:#111;'> 84.50KB </span>","children":null,"spread":false}],"spread":true},{"title":"wb.v <span style='color:#111;'> 5.92KB </span>","children":null,"spread":false},{"title":"core","children":[{"title":"rf.v <span style='color:#111;'> 43.97KB </span>","children":null,"spread":false},{"title":"utmi_if.v <span style='color:#111;'> 3.04KB </span>","children":null,"spread":false},{"title":"pl.v <span style='color:#111;'> 8.26KB </span>","children":null,"spread":false},{"title":"wb.v <span style='color:#111;'> 6.43KB </span>","children":null,"spread":false}],"spread":true},{"title":"auto_inst.exe <span style='color:#111;'> 3.42MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]