基于FPGA的可调数字钟设计

[{"title":"（ 326 个子文件 239.51MB ） 基于FPGA的可调数字钟设计","children":[{"title":"基于FPGA 的可调数字钟设计论文.docx <span style='color:#111;'> 957.65KB </span>","children":null,"spread":false},{"title":"freq.v <span style='color:#111;'> 457B </span>","children":null,"spread":false},{"title":"hour_ctrl.v.bak <span style='color:#111;'> 293B </span>","children":null,"spread":false},{"title":"seven_tube.v.bak <span style='color:#111;'> 584B </span>","children":null,"spread":false},{"title":"key_fliter.v <span style='color:#111;'> 1.30KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]