Verilog数字系统设计教程第17章RISC-CPU代码

[{"title":"（ 20 个子文件 9KB ） Verilog数字系统设计教程第17章RISC-CPU代码","children":[{"title":"cpu","children":[{"title":"addr_decode.v <span style='color:#111;'> 421B </span>","children":null,"spread":false},{"title":"test1.dat <span style='color:#111;'> 188B </span>","children":null,"spread":false},{"title":"test2.dat <span style='color:#111;'> 158B </span>","children":null,"spread":false},{"title":"adr.v <span style='color:#111;'> 240B </span>","children":null,"spread":false},{"title":"clk_gen.v <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"cputop.v <span style='color:#111;'> 5.41KB </span>","children":null,"spread":false},{"title":"test3.dat <span style='color:#111;'> 221B </span>","children":null,"spread":false},{"title":"ram.v <span style='color:#111;'> 286B </span>","children":null,"spread":false},{"title":"register.v <span style='color:#111;'> 971B </span>","children":null,"spread":false},{"title":"accum.v <span style='color:#111;'> 399B </span>","children":null,"spread":false},{"title":"machinectl.v <span style='color:#111;'> 363B </span>","children":null,"spread":false},{"title":"test2.pro <span style='color:#111;'> 862B </span>","children":null,"spread":false},{"title":"cpu.v <span style='color:#111;'> 1.63KB </span>","children":null,"spread":false},{"title":"test3.pro <span style='color:#111;'> 669B </span>","children":null,"spread":false},{"title":"test1.pro <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false},{"title":"alu.v <span style='color:#111;'> 898B </span>","children":null,"spread":false},{"title":"machine.v <span style='color:#111;'> 4.52KB </span>","children":null,"spread":false},{"title":"datactl.v <span style='color:#111;'> 235B </span>","children":null,"spread":false},{"title":"counter.v <span style='color:#111;'> 425B </span>","children":null,"spread":false},{"title":"rom.v <span style='color:#111;'> 235B </span>","children":null,"spread":false}],"spread":false}],"spread":true}]