verilog RTL编码实践code.zip

[{"title":"（ 8 个子文件 20.62MB ） verilog RTL编码实践code.zip","children":[{"title":"code","children":[{"title":"lab05_scan_ff.tar <span style='color:#111;'> 160.00KB </span>","children":null,"spread":false},{"title":"lab04_sequential_logic.tar <span style='color:#111;'> 160.00KB </span>","children":null,"spread":false},{"title":"lab06_pll_serdes.tar <span style='color:#111;'> 110.00KB </span>","children":null,"spread":false},{"title":"lab03_param_counter.tar <span style='color:#111;'> 750.00KB </span>","children":null,"spread":false},{"title":"lab07_mem.tar <span style='color:#111;'> 1.91MB </span>","children":null,"spread":false},{"title":"library.tar.gz <span style='color:#111;'> 19.96MB </span>","children":null,"spread":false},{"title":"lab01_instroduction.tar.gz <span style='color:#111;'> 436.45KB </span>","children":null,"spread":false},{"title":"lab02_vector_extend.tar <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]