基于Verilog的全数字锁相环dpll，可仿真，quartus

[{"title":"（ 196 个子文件 653KB ） 基于Verilog的全数字锁相环dpll，可仿真，quartus","children":[{"title":"dpd.map.summary <span style='color:#111;'> 400B </span>","children":null,"spread":false},{"title":"dpd.pin <span style='color:#111;'> 30.40KB </span>","children":null,"spread":false},{"title":"dpll.v.bak <span style='color:#111;'> 498B </span>","children":null,"spread":false},{"title":"dpd.v.bak <span style='color:#111;'> 727B </span>","children":null,"spread":false},{"title":"dpd.fit.smsg <span style='color:#111;'> 411B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]