[{"title":"( 12 个子文件 90KB ) Verilog HDL 实现的数字下变频(DDC)设计","children":[{"title":"vssver2.scc <span style='color:#111;'> 219B </span>","children":null,"spread":false},{"title":"muldown.v <span style='color:#111;'> 4.72KB </span>","children":null,"spread":false},{"title":"dds1.v <span style='color:#111;'> 707B </span>","children":null,"spread":false},{"title":"hex","children":[{"title":"vssver2.scc <span style='color:#111;'> 125B </span>","children":null,"spread":false},{"title":"cos_4096.ver <span style='color:#111;'> 43.73KB </span>","children":null,"spread":false},{"title":"sin_4096.hex <span style='color:#111;'> 68.01KB </span>","children":null,"spread":false},{"title":"sin_4096.ver <span style='color:#111;'> 43.73KB </span>","children":null,"spread":false},{"title":"cos_4096.hex <span style='color:#111;'> 68.01KB </span>","children":null,"spread":false}],"spread":true},{"title":"rom_cos1.v <span style='color:#111;'> 5.96KB </span>","children":null,"spread":false},{"title":"acc32local.v <span style='color:#111;'> 421B </span>","children":null,"spread":false},{"title":"DDC.vhd <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"rom_sin1.v <span style='color:#111;'> 5.96KB </span>","children":null,"spread":false}],"spread":true}]