mips31条指令CPU verilog 计算机组成原理

[{"title":"（ 15 个子文件 15KB ） mips31条指令CPU verilog 计算机组成原理","children":[{"title":"regfile.v <span style='color:#111;'> 960B </span>","children":null,"spread":false},{"title":"dist_mem_gen_v8_0.v <span style='color:#111;'> 16.06KB </span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"npc.v <span style='color:#111;'> 681B </span>","children":null,"spread":false},{"title":"imem.v <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"mips_31_mars_simulate.coe <span style='color:#111;'> 10.29KB </span>","children":null,"spread":false},{"title":"controlunit.v <span style='color:#111;'> 3.46KB </span>","children":null,"spread":false},{"title":"mux.v <span style='color:#111;'> 568B </span>","children":null,"spread":false},{"title":"pcreg.v <span style='color:#111;'> 870B </span>","children":null,"spread":false},{"title":"cpu.v <span style='color:#111;'> 1.66KB </span>","children":null,"spread":false},{"title":"dmem.v <span style='color:#111;'> 949B </span>","children":null,"spread":false},{"title":"i_mem.mif <span style='color:#111;'> 33.74KB </span>","children":null,"spread":false},{"title":"muxfive.v <span style='color:#111;'> 573B </span>","children":null,"spread":false},{"title":"sccomp_dataflow.v <span style='color:#111;'> 869B </span>","children":null,"spread":false},{"title":"add.v <span style='color:#111;'> 611B </span>","children":null,"spread":false}],"spread":true}]