[{"title":"( 6 个子文件 186KB ) Verilog寄存器堆的实现代码","children":[{"title":"3_regfile","children":[{"title":"regfile.v <span style='color:#111;'> 645B </span>","children":null,"spread":false},{"title":"regfile.xdc <span style='color:#111;'> 4.09KB </span>","children":null,"spread":false},{"title":"实验三要求.docx <span style='color:#111;'> 16.11KB </span>","children":null,"spread":false},{"title":"testbench.v <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"regfile_display.v <span style='color:#111;'> 6.64KB </span>","children":null,"spread":false},{"title":"lcd_module.dcp <span style='color:#111;'> 172.53KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]